

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/788,582	02/16/2001	John Susantha Fernando	9-11-4 8752	
75	590 12/14/2004		EXAMINER	
Ryan, Mason	& Lewis, LLP		CAO, C	CHUN
Suite 205 1300 Post Road		ART UNIT	PAPER NUMBER	
Fairfield, CT 06430			2115	
			DATE MAIL ED. 12/14/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		09/788,582	FERNANDO ET AL.			
		Examiner	Art Unit			
		Chun Cao	2115			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REP MAILING DATE OF THIS COMMUNICATION nsions of time may be available under the provisions of 37 CFR 1 SIX (6) MONTHS from the mailing date of this communication. Period for reply specified above is less than thirty (30) days, a reperiod for reply is specified above, the maximum statutory period reto reply within the set or extended period for reply will, by statutely received by the Office later than three months after the mailed patent term adjustment. See 37 CFR 1.704(b).		nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
Status						
1) Responsive to communication(s) filed on 04 October 2004.						
		is action is non-final.				
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Dispositi	on of Claims	•				
 4) Claim(s) 1-23 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 1-23 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement. 						
Applicati	on Papers					
10)	The specification is objected to by the Examination The drawing(s) filed on is/are: a) ac Applicant may not request that any objection to the Replacement drawing sheet(s) including the corre	cepted or b) objected to by the E e drawing(s) be held in abeyance. See ction is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).			
11)[The oath or declaration is objected to by the E	Examiner. Note the attached Office	Action or form PTO-152.			
Priority u	ınder 35 U.S.C. § 119					
a)[Acknowledgment is made of a claim for foreig All b) Some * c) None of: 1. Certified copies of the priority documer 2. Certified copies of the priority documer 3. Copies of the certified copies of the priority document application from the International Burea see the attached detailed Office action for a list	nts have been received. Its have been received in Application or the properties of	on No ed in this National Stage			
2) 🔲 Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail Da	te			
	nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 r No(s)/Mail Date	6) Other:	atent Application (PTO-152)			

Application/Control Number: 09/788,582 Page 2

Art Unit: 2115

DETAILED ACTION

1. Claims 1-23 are presented for examination.

2. The text of those applicable section of Title 35, U.S. Code not included in this action can be found in the prior Office Action.

Specification

- 3. The disclosure is object to because of the following informalities: the specification must identify any related application/patens by the serial number (not by the Attorney's Docket number and any other number) or patent number, if patented. Please make sure that the related information is up to date. Appropriate correction is required.
- 4. Claims 1-23 and are rejected under 35 U.S.C. 102(b) as being anticipated by Tateishi (Tateishi), U.S. patent no. 5,539,590.

As per claim 1, Tateishi teaches the invention comprising:

adjusting a voltage level of the control signal [STS, fig. 4] from a previous time interval to indicate a first signal state [change of floppy status – from loaded to unloaded or unloaded to loaded, col. 7, lines 30 – 43, col. 8, lines 49 – 50]; and

maintaining said voltage level of said control signal from the previous time interval to indicate a second signal state [no change of the floppy status].

Specifically, the control signal STS is inputted to the delay FF [DFF] and the EXCLUSIVE-OR gate EX1 [fig. 3]. The output of DFF is connected to the other input of

Application/Control Number: 09/788,582

Art Unit: 2115

EX1. When there is no change of the floppy status¹, the two inputs of the EX1 are either both 1 or 0 and the output of EX1 is 0 indicating a second signal state – no change of the floppy status². Where there is a change of floppy status³, the two inputs of the EX1 are 1 or 0 respectively and the output of EX1 is 1 indicating a first signal state – change of floppy status [col. 7, lines 16 – col. 8 line 51, col. 12, lines 31 – 38].

As per claim 2, Tateishi teaches the step of maintaining said voltage level from the previous time interval using a memory element [DFF, fig. 3; col. 6, lines 11-20].

As per claim 3, Tateishi teaches the step of ensuring that only a single node connected to said bus can assert said control signal in a given time interval [fig. 4; col. 7, lines 30-43].

As per claim 4, Tateishi teaches that bus is on a system-on-chip [fig. 3; col. 4, lines 62-64].

As per claim 5, Tateishi teaches that bus is on a printed circuit board [fig. 3; col. 4, lines 62-64].

As per claim 6, Tateishi teaches of adjust step further comprising the step of transitioning from a first voltage level to a second voltage level [col. 7, lines 30-43].

As per claim 7, Tateishi teaches of adjusting step further comprising the step of applying a high logic level to an exclusive-OR gate with said voltage level from the

¹ When the floppy is in the floppy drive, the STS signal is high. The signal STS is maintained at the high level as long as the floppy is in the floppy drive. When the floppy is not in the floppy drive, the STS signal is low. The signal STS is maintained at the low level as long as the floppy is not in the floppy drive. [see fig. 4].

² The floppy is either continuously inside or outside the floppy drive.

³ The STS signal changes from either high to low or low to high depending upon whether the floppy is unloaded or loaded into the floppy drive.

Application/Control Number: 09/788,582

Art Unit: 2115

previous time interval to determine the signal level to be asserted in the current time interval [fig. 3, col. 7, lines 30-43].

As to claims 8-15 are written in means plus function and contained the same limitations as claims 1-7, therefore same rejection is applied.

As to claims 16-23 basically are the corresponding elements that are carried out the method of operating step in claims 1-7. Accordingly, claims 16-23 are rejected for the same reason as set forth for claims 1-7.

- 5. Applicant's arguments filed on 10/4/2004 have been fully considered but are most in view of new ground(s) of rejection.
- 6. In the remarks, applicants argued in substance that in **Gulick** system does not disclose or suggest adjusting a voltage level of said control signal from a previous time interval to indicate a first signal state.
- 7. The examiner respectfully traverses. In **Tateishi** system teaches of adjusting a voltage level of said control signal from a previous time interval to indicate a first signal state [col. 7, 30-43]. Also see rejection above.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chun Cao whose telephone number is 571-272-3664. The examiner can normally be reached on Monday-Friday from 7:30 am-4:00 pm.

Application/Control Number: 09/788,582

Art Unit: 2115

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas C. Lee can be reached on 571-272-3667. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is 571-272-2100.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Chun Cao

Dec. 8, 2004